



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandra, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/885,761	09/885,761 06/19/200		Kazunobu Kuwazawa	15.44/5852	4015
24033	7590	05/22/2003			
KONRAD	RAYNE	ES VICTOR & MA	EXAMINER		
315 SOUTH BEVERLY DRIVE SUITE 210 BEVERLY HILLS, CA 90212				ISAAC, STANETTA D	
BEVERE!	DEVERET HILLS, CA 90212			ART UNIT	PAPER NUMBER
				2812	
				DATE MAILED: 05/22/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

,	Application No.	Applicant(s)
Office Action Summary	09/885,761	KUWAZAWA, KAZUNOBU
Office Action Summary	Examiner	Art Unit
The MAU INO DATE AND	Stanetta D. Isaac	2812
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PERIOD FOR F THE MAILING DATE OF THIS COMMUNICAT - Extensions of time may be available under the provisions of 37 of after SIX (6) MONTHS from the mailing date of this communicatif - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ICN. FR 1.136(a). In no event, however, may on. i, a reply within the statutory minimum of a period will apply and will expire SIX (6) M	r a reply be timely filed thirty (30) days will be considered timely. ONTHS from the mailing date of this communication
Status		
1) Responsive to communication(s) filed or	27 November 2002 .	
	This action is non-final.	
3) Since this application is in condition for a closed in accordance with the practice up Disposition of Claims	illowance except for formal m nder <i>Ex parte Quayle</i> , 1935 (natters, prosecution as to the merits is C.D. 11, 453 O.G. 213.
4) Claim(s) <u>1-9 and 21-24</u> is/are pending in	the application	
4a) Of the above claim(s) is/are with		•
5) Claim(s) is/are allowed.	idrawn from consideration.	
6)⊠ Claim(s) <u>1-9 and 21-24</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction a	nd/or election requirement	
Application Papers	nd/or election requirement.	
9)☐ The specification is objected to by the Exar	niner.	
10)⊠ The drawing(s) filed on 27 November 2002		objected to by the Examiner
Applicant may not request that any objection to	to the drawing(s) be held in abey	vance. See 37 CFR 1 85(a)
11) I he proposed drawing correction filed on	is: a)☐ approved b)☐	disapproved by the Examiner.
If approved, corrected drawings are required i	n reply to this Office action.	
12) The oath or declaration is objected to by the	Examiner.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for for	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).
a)⊠ All b)□ Some * c)□ None of:		
1. Certified copies of the priority docum		
2. Certified copies of the priority docum	ents have been received in A	Application No
 3. Copies of the certified copies of the papplication from the International * See the attached detailed Office action for a 	Bireail (Dr. L Dillo 17 3/6))	-
14) Acknowledgment is made of a claim for dome	estic priority under 35 U.S.C.	8 119(a) /ta a provinienal and it of
a) L The translation of the foreign language	provisional application has be	een received
Acknowledgment is made of a claim for dome	estic priority under 35 U.S.C.	§§ 120 and/or 121.
ttachment(s)		· · · · · · · · · · · · · · · · · · ·
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s	5) I I Notice of I	Summary (PTO-413) Paper No(s) nformal Patent Application (PTO-152)
Patent and Trademark Office D-326 (Rev. 04-01) Office	Action Summary	Part of Paper No. 13

Page 2

Application/Control Number: 09/885,761

Art Unit: 2812

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-9 and 21-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Ma et al. US Patent 5,770,508.
- 3. <u>Ma</u> discloses the invention substantially as claimed. See Figs. 1a-3c where <u>Ma</u> teaches a method for manufacturing a semiconductor device, the method comprising:
 - (a) forming a gate dielectric layer 12 over a semiconductor substrate;
 - (b) forming a gate electrode 14 over the gate dielectric layer;
 - (c) forming a dielectric layer 20 over the semiconductor substrate;
 - (d) forming a mask layer 23 over the dielectric layer;
- (e) anisotropically etching the mask layer to form a sidewall mask layer 24 on sides of the gate electrode over the dielectric layer;
- (f) isotropically etching the dielectric layer 22 using the sidewall mask layer as a mask to form an extension control layer and a sidewall protection layer on sides of the gate dielectric layer; and
- (g) forming a first impurity layer 32 and a second impurity layer 34 by ion-implanting an impurity in the semiconductor substrate, wherein an extension region is formed in the

Art Unit: 2812

semiconductor substrate below the extension control layer during the ion-implanting used to form the first impurity layer and the second impurity layer.

- 4. Pertaining to claim 2, <u>Ma</u> teaches a method for manufacturing a semiconductor device according to claim 1, wherein the step (f) further includes the step of forming a sidewall protection layer on sidewalk of the gate electrode.
- 5. Pertaining to claim 3, Ma teaches a method for manufacturing a semiconductor device according to claim 2, further including removing the sidewall mask layer after the isotropically etching the dielectric layer and prior to the forming a first impurity layer and a second impurity layer.
- 6. Pertaining to claim 4, <u>Ma</u> teaches a method for manufacturing a semiconductor device according to claim 3, wherein the extension control layer is formed from a material comprising silicon nitride.
- 7. Pertaining to claim 5, <u>Ma</u> teaches a method for manufacturing a semiconductor device according to claim 4, wherein the sidewall mask layer is formed form a material comprising silicon oxide.
- 8. Pertaining to claim 6, <u>Ma</u> teaches a method for manufacturing a semiconductor device according to claim 3, wherein the extension control layer is formed from a material comprising silicon oxide.
- 9. Pertaining to claim 7, <u>Ma</u> teaches a method for manufacturing a semiconductor device according to claim 6, wherein the sidewall mask layer is formed from a sidewall.
- 10. Pertaining to claim 8, Ma teaches a method for manufacturing a semiconductor device according to claim 1, wherein the extension control layer has a thickness of 5-50 nm.

Page 4

Application/Control Number: 09/885,761

Art Unit: 2812

11. Pertaining to claim 9, Ma teaches a method for manufacturing a semiconductor device according to claim 3, wherein the sidewall mask layer is formed to a thickness of 30-200 nm.

12. Pertaining to claim 21, <u>Ma</u> teaches a method for manufacturing a semiconductor device including extension regions and source/drain regions formed using a single ion-implantation step, the method comprising:

forming a gate dielectric layer over a semiconductor substrate;

forming a gate electrode over the gate dielectric layer;

forming extension control structures over a portion of the semiconductor substrate next to the gate dielectric layer by forming a dielectric layer on the semiconductor substrate,

forming a mask layer on the dielectric layer, anisotropically etching the mask layer to form a sidewall mask layer, and isotropically etching the dielectric layer after forming the sidewall mask layer; and

an ion-implanting step that forms extension regions in the semiconductor substrate under the extension control structures and source/drain regions in the semiconductor substrate adjacent to the extension layer, wherein the extension regions have a depth that is less than that of the source/drain regions.

- 13. Pertaining to claim 22, <u>Ma</u> teaches a method according to claim 21, further comprising forming sidewall protection structures on sidewalk of the gate electrode during the isotropically etching the dielectric layer.
- 14. Pertaining to claim 22, <u>Ma</u> teaches a method according to claim 22, further comprising removing the sidewall mask layer prior to the ion-implanting.

Art Unit: 2812

- 15. Pertaining to claim 24, <u>Ma</u> teaches a method of manufacturing a semiconductor device according to claim 1, wherein the extension control layer is formed from silicon nitride and the sidewall mask is formed from silicon oxide.
- 16. Pertaining to claim 25, <u>Ma</u> teaches a method according to claim 21, wherein the ion-implanting step is carried out as a single ion-implantation operation.
- 17. Pertaining to claim 26, <u>Ma</u> teaches a method according to claim 22, wherein the extension control layer and the sidewall protection layer are formed from silicon nitride and the sidewall mask layer is formed from silicon oxide.
- 18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 19. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 6

Art Unit: 2812

Conclusion

- 20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 703-308-5871. The examiner can normally be reached on Monday-Friday 7:30am -5:30pm.
- 21. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Nebling can be reached on 703-308-3325. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-3432 for After Final communications.
- 22. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Stanetta Isaac Patent Examiner May 14, 2003

John F. Niebling
Supervisory Patent Examiner
Technology Center 2800